cache optimization through samping hardware event

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi, 

Recently, I was interested in GCC AutoFDO optimization, which works by sampling specific PMU event on production machines and using those profiles to guide optimization. In this way, information such as cache miss can also be obtained through sampling, so can we implement feedback-directed cache optimization according to this idea?

ARMv8.2 provides SPE features, which can obtain accurate LLC miss, TLB miss, branch miss and remote access information through perf, it may be helpful to the idea. 

Is any one doing relevant work?It would be grateful if someone could offer any advices, thx!




[Index of Archives]     [Linux C Programming]     [Linux Kernel]     [eCos]     [Fedora Development]     [Fedora Announce]     [Autoconf]     [The DWARVES Debugging Tools]     [Yosemite Campsites]     [Yosemite News]     [Linux GCC]

  Powered by Linux