Hi Claudio, What "cache" are you referring? In register optimization as a "cache"? CPU's L1 cache? RAM's L2 cache? FSB L3 cache? Is the memory array cache declared as volatile in the code? Do you need to use a memory barrier to invalidate the cache? HTH, --Eljay
