[Bug 91278] Tonga GPU lock/reset fail with Unigine Valley

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Comment # 35 on bug 91278 from
The ring and IB are just normal system memory made accessible to the GPU. So
it's perfectly fine that it's mapped WC by the CPU.

The processing of the commands written into the ring and IB are triggered by
writing the wptr register.

See radeon_ring_set_wptr().


You are receiving this mail because:
_______________________________________________
dri-devel mailing list
dri-devel@xxxxxxxxxxxxxxxxxxxxx
http://lists.freedesktop.org/mailman/listinfo/dri-devel

[Index of Archives]     [Linux DRI Users]     [Linux Intel Graphics]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]     [XFree86]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [XFree86]
  Powered by Linux