On Fri, Sep 19, 2014 at 03:53:48PM -0400, Sean Paul wrote: > Per NVidia, this clock rate should be around 70MHz in > order to properly sample reads on data lane 0. Can you point out where you get 70 MHz from? I only see the TRM mention 72 MHz that are needed for calibration. Also, what's the effect of doing this? Does it fix an issue that you're seeing? Thierry
Attachment:
pgp2ZMpx3SuCM.pgp
Description: PGP signature
_______________________________________________ dri-devel mailing list dri-devel@xxxxxxxxxxxxxxxxxxxxx http://lists.freedesktop.org/mailman/listinfo/dri-devel
