On Thu, 2014-09-04 at 09:44 +0200, Thomas Hellstrom wrote: > > This will, from what I can tell, try to use the same caching mode as the > > original object: > > > > if ((cur_placement & caching) != 0) > > result |= (cur_placement & caching); > > > > And cur_placement comes from bo->mem.placement which as far as I can > > tell is based on the placement array which the drivers set up. > > This originates from the fact that when evicting GTT memory, on x86 it's > unnecessary and undesirable to switch caching mode when going to system. But that's what I don't quite understand. We have two different mappings here. The VRAM and the memory object. We wouldn't be "switching"... we are creating a temporary mapping for the memory object in order to do the memcpy, but we seem to be doing it by using the caching attributes of the VRAM object.... or am I missing something ? I don't see how that makes sense so I suppose I'm missing something here :-) > Last time I tested, (and it seems like Michel is on the same track), > writing with the CPU to write-combined memory was substantially faster > than writing to cached memory, with the additional side-effect that CPU > caches are left unpolluted. That's very strange indeed. It's certainly an x86 specific artifact, even if we were allowed by our hypervisor to map memory non-cachable (the HW somewhat can), we tend to have a higher throughput by going cachable, but that could be due to the way the PowerBus works (it's basically very biased toward cachable transactions). > I dislike the approach of rewriting placements. In some cases I think it > won't even work, because placements are declared 'static const' > > What I'd suggest is instead to intercept the driver response from > init_mem_type() and filter out undesired caching modes from > available_caching and default_caching, This was my original intent but Jerome seems to have different ideas (see his proposed patches). I'm happy to revive mine as well and post it as an alternative after I've tested it a bit more (tomorrow). > perhaps also looking at whether > the memory type is mappable or not. This should have the additional > benefit of working everywhere, and if a caching mode is selected that's > not available on the platform, you'll simply get an error. (I guess?) You mean that if not mappable we don't bother filtering ? The rule is really for me pretty simple: - If it's system memory (PL_SYSTEM/PL_TT), it MUST be cachable - If it's PCIe memory space (VRAM, registers, ...) it MUST be non-cachable. Cheers, Ben. > /Thomas > > > > > > Cheers, > > Ben. > > > > > > _______________________________________________ > > dri-devel mailing list > > dri-devel@xxxxxxxxxxxxxxxxxxxxx > > http://lists.freedesktop.org/mailman/listinfo/dri-devel _______________________________________________ dri-devel mailing list dri-devel@xxxxxxxxxxxxxxxxxxxxx http://lists.freedesktop.org/mailman/listinfo/dri-devel
