Comment # 36
on bug 76564
from Christian König
(In reply to comment #35) > (In reply to comment #34) > > Why not increase the ref_div? hardware frying? That way you can get the > > clock exactly right. > > > > For example: 148.5 = 100 * 29.7 / 4 * 5 > > 74.2 = 100 * 37.1 / 5 * 10 > > Just noticed that the clock values shown by xrandr are already rounded. So > the 74.2MHz for 23.976fps actually is 74.17MHz. This would mean the PLL can > never exactly generate the clock that is requested by the television I guess. > > Perhaps something else is wrong with the PLL then The PLL is fine, you can't just represent some frequencies 100% correct. I'm already digging into making more use of the ref divider, just give me some time to get the algorithem straight.
You are receiving this mail because:
- You are the assignee for the bug.
_______________________________________________ dri-devel mailing list dri-devel@xxxxxxxxxxxxxxxxxxxxx http://lists.freedesktop.org/mailman/listinfo/dri-devel
