Comment # 21
on bug 66963
from Sergey
Here is '/sys/kernel/debug/dri/0/radeon_pm_info' output I get:
1. with dpm=1
uvd vclk: 0 dclk: 0
power level 1 sclk: 30000 mclk: 40500 vddc: 900
2. without dpm=1
default engine clock: 500000 kHz
current engine clock: 499500 kHz
default memory clock: 500000 kHz
current memory clock: 495000 kHz
voltage: 1000 mV
PCIE lanes: 16
The output format differs, but if clocks values dimensions are the same, then
it is about 10 times less the in (2)
You are receiving this mail because:
- You are the assignee for the bug.
_______________________________________________ dri-devel mailing list dri-devel@xxxxxxxxxxxxxxxxxxxxx http://lists.freedesktop.org/mailman/listinfo/dri-devel
