This series enables PXP on MTL. On ADL/TGL platforms, we rely on
the mei driver via the i915-mei PXP component interface to establish
a connection to the security firmware via the HECI device interface.
That interface is used to create and teardown the PXP ARB session.
PXP ARB session is created when protected contexts are created.
In this series, the front end behaviors and interfaces (uapi) remain
the same. We add backend support for MTL but with MTL we directly use
the GSC-CS engine on the MTL GPU device to send messages to the PXP
(a.k.a. GSC a.k.a graphics-security) firmware. With MTL, the format
of the message is slightly different with a 2-layer packetization
that is explained in detail in Patch #3. Also, the second layer
which is the actual PXP firmware packet is now rev'd to version 4.3
for MTL that is defined in Patch #5.
Take note that Patch #4 adds the buffer allocation and gsccs-send-
message without actually being called by the arb-creation code
which gets added in Patch #5. Additionally, a seperate series being
reviewed is introducing a change for session teardown (in pxp front-
end layer that will need backend support by both legacy and gsccs).
If we squash all of these together (buffer-alloc, send-message,
arb-creation and, in future, session-termination), the single patch
will be rather large. That said, we are keeping Patch #4 and #5
separate for now, but at merge time, we can squash them together
if maintainer requires it.
Changes from prior revs:
v1 : - fixed when building with CONFIG_PXP disabled.
- more alignment with gsc_mtl_header structure from the HDCP
v2 : - (all following changes as per reviews from Daniele)
- squashed Patch #1 from v1 into the next one.
- replaced unnecessary "uses_gsccs" boolean in the pxp
with "HAS_ENGINE(pxp->ctrl_gt, GSC0)".
- moved the stashing of gsccs resources from a dynamically
allocated opaque handle to an explicit sub-struct in
'struct intel_pxp'.
- moved the buffer object allocations from Patch #1 of this
series to Patch #5 (but keep the context allocation in
Patch #1).
- used the kernel default ppgtt for the gsccs context.
- optimized the buffer allocation and deallocation code
and drop the need to stash the drm_i915_gem_object.
- use a macro with the right mmio reg base (depending
on root-tile vs media-tile) along with common relative
offset to access all KCR registers thus minimizing
changes to the KCR register access codes.
- fixed bugs in the heci packet request submission code
in Patch #3 (of this series)
- add comments in the mtl-gsc-heci-header regarding the
host-session-handle.
- re-use tee-mutex instead of introducing a gsccs specific
cmd mutex.
- minor cosmetic improvements in Patch #5.
- before creating arb session, ensure intel_pxp_start
first ensures the GSC FW is up and running.
- use 2 second timeout for the pending-bit scenario when
sending command to GSC-FW as per specs.
- simplify intel_pxp_get_irq_gt with addition comments
- redo Patch #7 to minimize the changes without introducing
a common abstraction helper for suspend/resume/init/fini
codes that have to change the kcr power state.
Alan Previn (8):
drm/i915/pxp: Add GSC-CS back-end resource init and cleanup
drm/i915/pxp: Add MTL hw-plumbing enabling for KCR operation
drm/i915/pxp: Add MTL helpers to submit Heci-Cmd-Packet to GSC
drm/i915/pxp: Add GSC-CS backend to send GSC fw messages
drm/i915/pxp: Add ARB session creation with new PXP API Ver4.3
drm/i915/pxp: MTL-KCR interrupt ctrl's are in GT-0
drm/i915/pxp: On MTL, KCR enabling doesn't wait on tee component
drm/i915/pxp: Enable PXP with MTL-GSC-CS
drivers/gpu/drm/i915/Makefile | 2 +
drivers/gpu/drm/i915/gt/intel_gpu_commands.h | 2 +
drivers/gpu/drm/i915/gt/intel_gt_irq.c | 3 +-
.../i915/gt/uc/intel_gsc_uc_heci_cmd_submit.c | 110 +++++++
.../i915/gt/uc/intel_gsc_uc_heci_cmd_submit.h | 76 +++++
drivers/gpu/drm/i915/i915_pci.c | 1 +
drivers/gpu/drm/i915/pxp/intel_pxp.c | 69 +++--
.../drm/i915/pxp/intel_pxp_cmd_interface_43.h | 25 ++
drivers/gpu/drm/i915/pxp/intel_pxp_debugfs.c | 2 +-
drivers/gpu/drm/i915/pxp/intel_pxp_gsccs.c | 287 ++++++++++++++++++
drivers/gpu/drm/i915/pxp/intel_pxp_gsccs.h | 31 ++
drivers/gpu/drm/i915/pxp/intel_pxp_irq.c | 24 +-
drivers/gpu/drm/i915/pxp/intel_pxp_irq.h | 8 +
drivers/gpu/drm/i915/pxp/intel_pxp_pm.c | 3 +-
drivers/gpu/drm/i915/pxp/intel_pxp_regs.h | 27 ++
drivers/gpu/drm/i915/pxp/intel_pxp_session.c | 20 +-
drivers/gpu/drm/i915/pxp/intel_pxp_types.h | 20 ++
17 files changed, 675 insertions(+), 35 deletions(-)
create mode 100644 drivers/gpu/drm/i915/gt/uc/intel_gsc_uc_heci_cmd_submit.c
create mode 100644 drivers/gpu/drm/i915/gt/uc/intel_gsc_uc_heci_cmd_submit.h
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_gsccs.c
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_gsccs.h
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_regs.h
base-commit: 6bcfacd291ed6ff1ff50a295f970c98d54eabe05
--
2.39.0
