On Tue, Oct 23, 2018 at 09:20:32PM +0530, Jagan Teki wrote: > A64 manual say PLL_MIPI rates are 500MHz to 1.4GHz, but > using minimum 500MHz can't release the clock and which > is not working. > > So use working minimum rate as 300MHz which is tested on > Bananapi DSI panel. I'm not quite sure what you mean by that. What do you mean by "500MHz can't release the clock"? Why would 300MHz work better then? Should be avoid reaching 500MHz if it's a frequency in the valid range? Maxime -- Maxime Ripard, Bootlin Embedded Linux and Kernel engineering https://bootlin.com
Attachment:
signature.asc
Description: PGP signature
_______________________________________________ dri-devel mailing list dri-devel@xxxxxxxxxxxxxxxxxxxxx https://lists.freedesktop.org/mailman/listinfo/dri-devel