2018년 05월 09일 17:59에 Marek Szyprowski 이(가) 쓴 글:
> From: Andrzej Pietrasiewicz <andrzej.p@xxxxxxxxxxx>
>
> There are two Scaler devices in Exynos5433 SoCs. Add nodes for them and
> their SYSMMU controllers.
>
> Signed-off-by: Andrzej Pietrasiewicz <andrzej.p@xxxxxxxxxxx>
> Signed-off-by: Marek Szyprowski <m.szyprowski@xxxxxxxxxxx>
Reviewed-by: Inki Dae <inki.dae@xxxxxxxxxxx>
Thanks,
Inki Dae
> ---
> arch/arm64/boot/dts/exynos/exynos5433.dtsi | 46 ++++++++++++++++++++++
> 1 file changed, 46 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/exynos/exynos5433.dtsi b/arch/arm64/boot/dts/exynos/exynos5433.dtsi
> index ba8157ceaa56..0ec44180d1b7 100644
> --- a/arch/arm64/boot/dts/exynos/exynos5433.dtsi
> +++ b/arch/arm64/boot/dts/exynos/exynos5433.dtsi
> @@ -1034,6 +1034,30 @@
> power-domains = <&pd_gscl>;
> };
>
> + scaler_0: scaler@15000000 {
> + compatible = "samsung,exynos5433-scaler";
> + reg = <0x15000000 0x1294>;
> + interrupts = <0 402 IRQ_TYPE_LEVEL_HIGH>;
> + clock-names = "pclk", "aclk", "aclk_xiu";
> + clocks = <&cmu_mscl CLK_PCLK_M2MSCALER0>,
> + <&cmu_mscl CLK_ACLK_M2MSCALER0>,
> + <&cmu_mscl CLK_ACLK_XIU_MSCLX>;
> + iommus = <&sysmmu_scaler_0>;
> + power-domains = <&pd_mscl>;
> + };
> +
> + scaler_1: scaler@15010000 {
> + compatible = "samsung,exynos5433-scaler";
> + reg = <0x15010000 0x1294>;
> + interrupts = <0 403 IRQ_TYPE_LEVEL_HIGH>;
> + clock-names = "pclk", "aclk", "aclk_xiu";
> + clocks = <&cmu_mscl CLK_PCLK_M2MSCALER1>,
> + <&cmu_mscl CLK_ACLK_M2MSCALER1>,
> + <&cmu_mscl CLK_ACLK_XIU_MSCLX>;
> + iommus = <&sysmmu_scaler_1>;
> + power-domains = <&pd_mscl>;
> + };
> +
> jpeg: codec@15020000 {
> compatible = "samsung,exynos5433-jpeg";
> reg = <0x15020000 0x10000>;
> @@ -1137,6 +1161,28 @@
> power-domains = <&pd_gscl>;
> };
>
> + sysmmu_scaler_0: sysmmu@0x15040000 {
> + compatible = "samsung,exynos-sysmmu";
> + reg = <0x15040000 0x1000>;
> + interrupts = <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>;
> + clock-names = "pclk", "aclk";
> + clocks = <&cmu_mscl CLK_PCLK_SMMU_M2MSCALER0>,
> + <&cmu_mscl CLK_ACLK_SMMU_M2MSCALER0>;
> + #iommu-cells = <0>;
> + power-domains = <&pd_mscl>;
> + };
> +
> + sysmmu_scaler_1: sysmmu@0x15050000 {
> + compatible = "samsung,exynos-sysmmu";
> + reg = <0x15050000 0x1000>;
> + interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>;
> + clock-names = "pclk", "aclk";
> + clocks = <&cmu_mscl CLK_PCLK_SMMU_M2MSCALER1>,
> + <&cmu_mscl CLK_ACLK_SMMU_M2MSCALER1>;
> + #iommu-cells = <0>;
> + power-domains = <&pd_mscl>;
> + };
> +
> sysmmu_jpeg: sysmmu@15060000 {
> compatible = "samsung,exynos-sysmmu";
> reg = <0x15060000 0x1000>;
>
_______________________________________________
dri-devel mailing list
dri-devel@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/dri-devel
