Ris: [PATCH] drm/sun4i: fix HSYNC and VSYNC polarity

["giulio.benetti@xxxxxxxxxxxxxxxx" <giulio.benetti@xxxxxxxxxxxxxxxx>]

Thanks! 

Giulio Benetti

-------- Messaggio originale --------
Oggetto: Re: [PATCH] drm/sun4i: fix HSYNC and VSYNC polarity
Da: Maxime Ripard
A: Giulio Benetti
CC: Chen-Yu Tsai ,dri-devel@xxxxxxxxxxxxxxxxxxxxx,linux-arm-kernel@xxxxxxxxxxxxxxxxxxx,linux-kernel@xxxxxxxxxxxxxxx

On Thu, Feb 15, 2018 at 06:54:48PM +0100, Giulio Benetti wrote:
> Differently from other Lcd signals, HSYNC and VSYNC signals
> result inverted if their bits are cleared to 0.
>
> Invert their settings of IO_POL register.
>
> Signed-off-by: Giulio Benetti

Applied, thanks!
Maxime

--
Maxime Ripard, Bootlin (formerly Free Electrons)
Embedded Linux and Kernel engineering
http://bootlin.com

_______________________________________________
dri-devel mailing list
dri-devel@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/dri-devel