On 7/13/2017 6:33 PM, Ville Syrjälä wrote:
If the mode requires pixel repeat to meet the minimum clock requirement,
then we can't just not do pixel repeat. That would violate the spec in
other ways, and IIRC we couldn't even generate a low enough clock for
it.
The YCBCR420 modes I am seeing on several EDIDs, are 4K modes, and they
typically need a clock of
594/2 = 297Mhz, is that too low ?
- Shashank
_______________________________________________
dri-devel mailing list
dri-devel@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/dri-devel
