Comment # 2
on bug 99513
from Martin Jørgensen
After stressing the GPU, "the pp_dpm_pcie" switched back and forth between x8 and x16 depending on the load, so I guess thats fine. The GFX clocks also variate depending on load, and performance seems reasonable everything considered. But I still don't get why the UVD/VCE claims to be disabled? And why it can't seem to find requested voltage id?
You are receiving this mail because:
- You are the assignee for the bug.
_______________________________________________ dri-devel mailing list dri-devel@xxxxxxxxxxxxxxxxxxxxx https://lists.freedesktop.org/mailman/listinfo/dri-devel
