Flat address space with gGTT / ppGTT

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hello all,

I saw at some point that per-process GTT (ppGTT) may be (or is already) implemented to handle paging. Right now, I am investigating some flat space addressing (ab)using surface states. The idea is to create a surface state (raw buffer only, this is GPGPU stuff) as big enough to cover the entire address space such that I will only manipulate offsets as pointers in this surface instead of dealing with both offsets and surface IDs (in other words, segmented address space).

My concern is relative to the way bo buffers are mapped. Basically, I must be sure that _all_ of them are either mapped using ppGTT or GTT. Otherwise, this will also bring another form of segmentation. If ppGTT is implemented or will be implemented, will there be anyway to know how a bo is mapped?

Cheers,
Ben
_______________________________________________
dri-devel mailing list
dri-devel@xxxxxxxxxxxxxxxxxxxxx
http://lists.freedesktop.org/mailman/listinfo/dri-devel


[Index of Archives]     [Linux DRI Users]     [Linux Intel Graphics]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]     [XFree86]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [XFree86]
  Powered by Linux