Hi Vaishnav, Thanks for the patch. On Dec 13, 2023 at 13:43:18 +0530, Achath, Vaishnav wrote: > From: Vignesh Raghavendra <vigneshr@xxxxxx> > > Add PSIL thread information and enable UDMA support for AM62P > and J722S SoC. J722S SoC family is a superset of AM62P, thus > common PSIL thread ID map is reused for both devices. > > For those interested, more details about the SoC can be found > in the Technical Reference Manual here: > AM62P - https://www.ti.com/lit/pdf/spruj83 > J722S - https://www.ti.com/lit/zip/sprujb3 > > Signed-off-by: Vignesh Raghavendra <vigneshr@xxxxxx> > Signed-off-by: Bryan Brattlof <bb@xxxxxx> > Signed-off-by: Vaishnav Achath <vaishnav.a@xxxxxx> Reviewed-by: Jai Luthra <j-luthra@xxxxxx> > --- > V1: https://lore.kernel.org/all/20231212203655.3155565-2-bb@xxxxxx/ > J722S Bootlog with DMA enabled : https://gist.github.com/vaishnavachath/46b56dab34dfea3a171d3ad266160780 > > V1->V2: > * Add J722S support and additional CSI2RX channels > * Update copyright year to 2023 and update commit message. > > drivers/dma/ti/Makefile | 3 +- > drivers/dma/ti/k3-psil-am62p.c | 325 +++++++++++++++++++++++++++++++++ > drivers/dma/ti/k3-psil-priv.h | 1 + > drivers/dma/ti/k3-psil.c | 2 + > drivers/dma/ti/k3-udma.c | 2 + > 5 files changed, 332 insertions(+), 1 deletion(-) > create mode 100644 drivers/dma/ti/k3-psil-am62p.c [...] > -- Thanks, Jai GPG Fingerprint: 4DE0 D818 E5D5 75E8 D45A AFC5 43DE 91F9 249A 7145
Attachment:
signature.asc
Description: PGP signature
