RE: [PATCH v2 12/15] dmaengine: dw-axi-dmac: Add Intel KeemBay DMA register fields

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 




> -----Original Message-----
> From: Vinod Koul <vkoul@xxxxxxxxxx>
> Sent: 09 November 2020 5:57 PM
> To: Sia, Jee Heng <jee.heng.sia@xxxxxxxxx>
> Cc: Eugeniy.Paltsev@xxxxxxxxxxxx; andriy.shevchenko@xxxxxxxxxxxxxxx;
> dmaengine@xxxxxxxxxxxxxxx; linux-kernel@xxxxxxxxxxxxxxx
> Subject: Re: [PATCH v2 12/15] dmaengine: dw-axi-dmac: Add Intel KeemBay
> DMA register fields
> 
> On 27-10-20, 14:38, Sia Jee Heng wrote:
> > Add support for Intel KeemBay DMA registers. These registers are
> > required to run data transfer between device to memory and memory to
> > device on Intel KeemBay SoC.
> 
> Again this should come first, you need to add all the bits required to support this
> soc and then add compatible..
[>>] Noted. Meaning that this patch should be 11th and the compatible patch is 12th. Will change this order in v3.
> 
> --
> ~Vinod




[Index of Archives]     [Linux Kernel]     [Linux ARM (vger)]     [Linux ARM MSM]     [Linux Omap]     [Linux Arm]     [Linux Tegra]     [Fedora ARM]     [Linux for Samsung SOC]     [eCos]     [Linux PCI]     [Linux Fastboot]     [Gcc Help]     [Git]     [DCCP]     [IETF Announce]     [Security]     [Linux MIPS]     [Yosemite Campsites]

  Powered by Linux