On 2019-12-09 7:33 p.m., Jiasen Lin wrote:
>
>
> On 2019/12/10 8:24, Logan Gunthorpe wrote:
>> Some PLX Switches can expose DMA engines via extra PCI functions
>> on the upstream port. Each function will have one DMA channel.
>>
>> This patch is just the core PCI driver skeleton and dma
>> engine registration.
>>
>> Signed-off-by: Logan Gunthorpe <logang@xxxxxxxxxxxx>
>> ---
>> MAINTAINERS | 5 ++
>> drivers/dma/Kconfig | 9 ++
>> drivers/dma/Makefile | 1 +
>> drivers/dma/plx_dma.c | 197 ++++++++++++++++++++++++++++++++++++++++++
>> 4 files changed, 212 insertions(+)
>> create mode 100644 drivers/dma/plx_dma.c
>>
>> diff --git a/MAINTAINERS b/MAINTAINERS
>> index bd5847e802de..76713226f256 100644
>> --- a/MAINTAINERS
>> +++ b/MAINTAINERS
>> @@ -13139,6 +13139,11 @@ S: Maintained
>> F: drivers/iio/chemical/pms7003.c
>> F: Documentation/devicetree/bindings/iio/chemical/plantower,pms7003.yaml
>>
>> +PLX DMA DRIVER
>> +M: Logan Gunthorpe <logang@xxxxxxxxxxxx>
>> +S: Maintained
>> +F: drivers/dma/plx_dma.c
>> +
>> PMBUS HARDWARE MONITORING DRIVERS
>> M: Guenter Roeck <linux@xxxxxxxxxxxx>
>> L: linux-hwmon@xxxxxxxxxxxxxxx
>> diff --git a/drivers/dma/Kconfig b/drivers/dma/Kconfig
>> index 6fa1eba9d477..312a6cc36c78 100644
>> --- a/drivers/dma/Kconfig
>> +++ b/drivers/dma/Kconfig
>> @@ -497,6 +497,15 @@ config PXA_DMA
>> 16 to 32 channels for peripheral to memory or memory to memory
>> transfers.
>>
>> +config PLX_DMA
>> + tristate "PLX ExpressLane PEX Switch DMA Engine Support"
>> + depends on PCI
>> + select DMA_ENGINE
>> + help
>> + Some PLX ExpressLane PCI Switches support additional DMA engines.
>> + These are exposed via extra functions on the switch's
>> + upstream port. Each function exposes one DMA channel.
>> +
>> config SIRF_DMA
>> tristate "CSR SiRFprimaII/SiRFmarco DMA support"
>> depends on ARCH_SIRF
>> diff --git a/drivers/dma/Makefile b/drivers/dma/Makefile
>> index 42d7e2fc64fa..a150d1d792fd 100644
>> --- a/drivers/dma/Makefile
>> +++ b/drivers/dma/Makefile
>> @@ -59,6 +59,7 @@ obj-$(CONFIG_NBPFAXI_DMA) += nbpfaxi.o
>> obj-$(CONFIG_OWL_DMA) += owl-dma.o
>> obj-$(CONFIG_PCH_DMA) += pch_dma.o
>> obj-$(CONFIG_PL330_DMA) += pl330.o
>> +obj-$(CONFIG_PLX_DMA) += plx_dma.o
>> obj-$(CONFIG_PPC_BESTCOMM) += bestcomm/
>> obj-$(CONFIG_PXA_DMA) += pxa_dma.o
>> obj-$(CONFIG_RENESAS_DMA) += sh/
>> diff --git a/drivers/dma/plx_dma.c b/drivers/dma/plx_dma.c
>> new file mode 100644
>> index 000000000000..54e13cb92d51
>> --- /dev/null
>> +++ b/drivers/dma/plx_dma.c
>> @@ -0,0 +1,197 @@
>> +// SPDX-License-Identifier: GPL-2.0
>> +/*
>> + * Microsemi Switchtec(tm) PCIe Management Driver
>> + * Copyright (c) 2019, Logan Gunthorpe <logang@xxxxxxxxxxxx>
>> + * Copyright (c) 2019, GigaIO Networks, Inc
>> + */
>> +
>> +#include "dmaengine.h"
>> +
>> +#include <linux/dmaengine.h>
>> +#include <linux/kref.h>
>> +#include <linux/list.h>
>> +#include <linux/module.h>
>> +#include <linux/pci.h>
>> +
>> +MODULE_DESCRIPTION("PLX ExpressLane PEX PCI Switch DMA Engine");
>> +MODULE_VERSION("0.1");
>> +MODULE_LICENSE("GPL");
>> +MODULE_AUTHOR("Logan Gunthorpe");
>> +
>> +struct plx_dma_dev {
>> + struct dma_device dma_dev;
>> + struct dma_chan dma_chan;
>> + void __iomem *bar;
>> +
>> + struct kref ref;
>> + struct work_struct release_work;
>> +};
>> +
>> +static struct plx_dma_dev *chan_to_plx_dma_dev(struct dma_chan *c)
>> +{
>> + return container_of(c, struct plx_dma_dev, dma_chan);
>> +}
>> +
>> +static void plx_dma_release_work(struct work_struct *work)
>> +{
>> + struct plx_dma_dev *plxdev = container_of(work, struct plx_dma_dev,
>> + release_work);
>> +
>> + dma_async_device_unregister(&plxdev->dma_dev);
>> + put_device(plxdev->dma_dev.dev);
>> + kfree(plxdev);
>> +}
>> +
>> +static void plx_dma_release(struct kref *ref)
>> +{
>> + struct plx_dma_dev *plxdev = container_of(ref, struct plx_dma_dev, ref);
>> +
>> + /*
>> + * The dmaengine reference counting and locking is a bit of a
>> + * mess so we have to work around it a bit here. We might put
>> + * the reference while the dmaengine holds the dma_list_mutex
>> + * which means we can't call dma_async_device_unregister() directly
>> + * here and it must be delayed.
>> + */
>> + schedule_work(&plxdev->release_work);
>> +}
>> +
>> +static void plx_dma_put(struct plx_dma_dev *plxdev)
>> +{
>> + kref_put(&plxdev->ref, plx_dma_release);
>> +}
>> +
>> +static int plx_dma_alloc_chan_resources(struct dma_chan *chan)
>> +{
>> + struct plx_dma_dev *plxdev = chan_to_plx_dma_dev(chan);
>> +
>> + kref_get(&plxdev->ref);
>> +
>> + return 0;
>> +}
>> +
>> +static void plx_dma_free_chan_resources(struct dma_chan *chan)
>> +{
>> + struct plx_dma_dev *plxdev = chan_to_plx_dma_dev(chan);
>> +
>> + plx_dma_put(plxdev);
>> +}
>> +
>> +static int plx_dma_create(struct pci_dev *pdev)
>> +{
>> + struct plx_dma_dev *plxdev;
>> + struct dma_device *dma;
>> + struct dma_chan *chan;
>> + int rc;
>> +
>> + plxdev = kzalloc(sizeof(*plxdev), GFP_KERNEL);
>> + if (!plxdev)
>> + return -ENOMEM;
>> +
>> + kref_init(&plxdev->ref);
>> + INIT_WORK(&plxdev->release_work, plx_dma_release_work);
>> +
>> + plxdev->bar = pcim_iomap_table(pdev)[0];
>> +
>> + dma = &plxdev->dma_dev;
>> + dma->chancnt = 1;
>> + INIT_LIST_HEAD(&dma->channels);
>> + dma->copy_align = DMAENGINE_ALIGN_1_BYTE;
>> + dma->dev = get_device(&pdev->dev);
>> +
>> + dma->device_alloc_chan_resources = plx_dma_alloc_chan_resources;
>> + dma->device_free_chan_resources = plx_dma_free_chan_resources;
>> +
>> + chan = &plxdev->dma_chan;
>> + chan->device = dma;
>> + dma_cookie_init(chan);
>> + list_add_tail(&chan->device_node, &dma->channels);
>> +
>> + rc = dma_async_device_register(dma);
>> + if (rc) {
>> + pci_err(pdev, "Failed to register dma device: %d\n", rc);
>> + free_irq(pci_irq_vector(pdev, 0), plxdev);
>
> Hi Logan
> Failed to register dma device need to call plx_dma_put(plxdev) or
> kfree(plxdev), otherwise it result in memory leak.
Nice catch! Thanks.
Will fix for v3.
Logan
