On 1/18/2016 6:49 AM, Mark Rutland wrote: >>>> +Main node required properties: >>>> +- compatible: "qcom,hidma-mgmt-1.0"; >>>> +- reg: Address range for DMA device >>>> +- dma-channels: Number of channels supported by this DMA controller. >>>> +- max-write-burst-bytes: Maximum write burst in bytes. A memcpy requested is >>>> + fragmented to multiples of this amount. >>>> +- max-read-burst-bytes: Maximum read burst in bytes. A memcpy request is >>>> + fragmented to multiples of this amount. >>>> +- max-write-transactions: Maximum write transactions to perform in a burst >>>> +- max-read-transactions: Maximum read transactions to perform in a burst >>> >>> Just to check, where do these max-* values come from? >> These are HW bus parameters like the burst count and >> size of each burst. These values change based on the SoC this IP is in use. >> >>> >>> Are they some correctness requirement of the bus this is attached to? >> You can starve other peripherals if you use incorrect values as the bus is >> shared with other peripherals. Yes, correctness is required. > > Is that a property of the system known statically, or one determined by > testing the system under particular workloads? It feels like the latter > (though I appreciate that not starving other masters is certainly a > correctness property regardless of how this is derived). > It is known statically and is determined through simulations according to the SoC design. It is later verified on chip. Once verified, these values never change. Values change from one SoC to another. > I'd have expected the bus this is plugged into to have appropriate QoS > settings pre-configured so as to avoid starvation, though it sounds like > that's not possible here? There are some very safe values but they are not correct until validated on the chip. > >>> Are they tuning values? >> Correct value is necessary for functioning. I'd consider weight and priority >> as the only tuning parameters. >> >>> >>> The latter doesn't really belong in the DT. Given they're writeable from >>> the driver, it seems like that's what they are... >> >> Good catch. Those should have been read-only. I wanted to be able to export these >> information to the userspace app. I'll fix the sysfs to make them read-only. >> >>> >>>> +- channel-reset-timeout-cycles: Channel reset timeout in cycles for this SOC. >>> >>> I'm not sure what this means. Could you elaborate on this is? >> After each reset command, HW starts a timer. This is the time HW waits before it declares >> reset failed. > > Is that a reset command sent to the HIDMA by the OS, or a reset command > from the HIDMA to something else? First one. As I said on another email, The HIDMA channel driver resets the transfer and event channels before using them. The reset command is intended for the HIDMA HW itself. > > What does it do when it declares a reset as failed? > The channel probe will fail with reset failed message. > How can the OS make use of this information? It has no idea of the > clocks input to the HIDMA, so it has no idea how long a cycle is. > This is a HW parameter. The OS doesn't use timers or any other facility to time correctness. The HIDMA channel driver issues a reset and then waits for confirmation while polling a status register. If no confirmation is received, then the HW is assumed broken or incorrectly configured. The HW channel is removed from the OS access. > Is this programmed by the OS? The HIDMA management driver programs this value to the HW. It is not consumed by the OS directly. > > Is the particular duration in cycles a requirement of some other agent? It is a requirement of the HW. Not the OS. > > Thanks, > Mark. > -- Sinan Kaya Qualcomm Technologies, Inc. on behalf of Qualcomm Innovation Center, Inc. Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project -- To unsubscribe from this list: send the line "unsubscribe dmaengine" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
