Add syspll, mempll, cpupll, gate-clk and berlin-clk nodes.
Signed-off-by: Jisheng Zhang <jszhang@xxxxxxxxxxx>
---
arch/arm64/boot/dts/marvell/berlin4ct.dtsi | 38 ++++++++++++++++++++++++++++++
1 file changed, 38 insertions(+)
diff --git a/arch/arm64/boot/dts/marvell/berlin4ct.dtsi b/arch/arm64/boot/dts/marvell/berlin4ct.dtsi
index e9409ec..92a1cf2 100644
--- a/arch/arm64/boot/dts/marvell/berlin4ct.dtsi
+++ b/arch/arm64/boot/dts/marvell/berlin4ct.dtsi
@@ -42,6 +42,7 @@
* OTHER DEALINGS IN THE SOFTWARE.
*/
+#include <dt-bindings/clock/berlin4ct.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
/ {
@@ -135,6 +136,22 @@
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
};
+ cpupll: cpupll {
+ compatible = "marvell,berlin-pll";
+ reg = <0x922000 0x14>, <0xea0710 4>;
+ #clock-cells = <0>;
+ clocks = <&osc>, <&clk CLK_CPUFASTREF>;
+ bypass-shift = /bits/ 8 <2>;
+ };
+
+ mempll: mempll {
+ compatible = "marvell,berlin-pll";
+ reg = <0x940034 0x14>, <0xea0710 4>;
+ #clock-cells = <0>;
+ clocks = <&osc>, <&clk CLK_MEMFASTREF>;
+ bypass-shift = /bits/ 8 <1>;
+ };
+
apb@e80000 {
compatible = "simple-bus";
#address-cells = <1>;
@@ -225,6 +242,27 @@
};
};
+ syspll: syspll {
+ compatible = "marvell,berlin-pll";
+ reg = <0xea0200 0x14>, <0xea0710 4>;
+ #clock-cells = <0>;
+ clocks = <&osc>;
+ bypass-shift = /bits/ 8 <0>;
+ };
+
+ gateclk: gateclk {
+ compatible = "marvell,berlin4ct-gateclk";
+ reg = <0xea0700 4>;
+ #clock-cells = <1>;
+ };
+
+ clk: clk {
+ compatible = "marvell,berlin4ct-clk";
+ reg = <0xea0720 0x144>;
+ #clock-cells = <1>;
+ clocks = <&syspll>;
+ };
+
soc_pinctrl: pinctrl@ea8000 {
compatible = "marvell,berlin4ct-soc-pinctrl";
reg = <0xea8000 0x14>;
--
2.5.3
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
