Re: [PATCH v2 0/3] arm64: qcom: sm8650: add DDR, LLCC & L3 CPU bandwidth scaling

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Tue, 11 Feb 2025 13:56:36 +0100, Neil Armstrong wrote:
> Add the OSM L3 controller node then add the necessary interconnect
> properties with the appropriate OPP table for each CPU cluster to
> allow the DDR, LLCC & L3 CPU bandwidth to scale along the CPU
> cluster operating point.
> 
> 

Applied, thanks!

[1/3] arm64: dts: qcom: sm8650: add OSM L3 node
      commit: 62a770da5327910233ff0b0e1989e14feb3d766e
[2/3] arm64: dts: qcom: sm8650: add cpu interconnect nodes
      commit: c9658c3963b8a5ebe488acfa2609fc641a126b60
[3/3] arm64: dts: qcom: sm8650: add cpu OPP table with DDR, LLCC & L3 bandwidths
      commit: c24db2c178578ab069dba8be81ef278854bad74f

Best regards,
-- 
Bjorn Andersson <andersson@xxxxxxxxxx>




[Index of Archives]     [Device Tree Compilter]     [Device Tree Spec]     [Linux Driver Backports]     [Video for Linux]     [Linux USB Devel]     [Linux PCI Devel]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [XFree86]     [Yosemite Backpacking]


  Powered by Linux