Hi! On 2/12/25 7:12 PM, Denzeel Oliva wrote: > The Exynos990 SPI controller shares similarities with > the GS101 (Google Tensor) SPI implementation, > but introduces specific hardware requirements such as > 32-bit register access and variable FIFO depths depending on gs101 mandates 32-bit accesses too. > the SPI node where it will have to be specified in DT (Device Tree). gs101 has some USI nodes that can work only in uart mode and indeed the fifosize there is 256. Does downstream define SPI nodes with 256 bytes FIFOs? Can you please point me the the downstream code? Cheers, ta > > Denzeel Oliva (2): > spi: dt-bindings: samsung: add samsung,exynos990-spi compatible > spi: s3c64xx: add support exynos990-spi to new port config data > > .../devicetree/bindings/spi/samsung,spi.yaml | 1 + > drivers/spi/spi-s3c64xx.c | 17 +++++++++++++++++ > 2 files changed, 18 insertions(+) >
