On Tue, Feb 11, 2025 at 01:47:23PM +0530, Thippeswamy Havalige wrote: > The Xilinx Versal Net series has Coherency and PCIe Gen5 Module > Next-Generation compact (CPM5NC) block which supports Root Port > controller functionality at Gen5 speed. > > Error interrupts are handled CPM5NC specific interrupt line and > legacy interrupt is not support. supported > > Signed-off-by: Thippeswamy Havalige <thippeswamy.havalige@xxxxxxx> Acked-by: Conor Dooley <conor.dooley@xxxxxxxxxxxxx>
Attachment:
signature.asc
Description: PGP signature
