On Wed, May 15, 2024 at 01:02:51PM +0800, Joshua Yeong wrote: > StarFive's StarLink Cache Controller flush/invalidates cache using non- > conventional RISC-V Zicbom extension instructions. This driver provides the > cache handling on StarFive RISC-V SoC. > > Changes in v4: > - Move cache controller initialization to arch_initcall() > - Link to v3: https://lore.kernel.org/all/20240424075856.145850-1-joshua.yeong@xxxxxxxxxxxxxxxx/ Why are you resending this? A resend with no context doesn't help me understand what you want done. There's been no action taken yet with the v4 that you had sent because there was not enough time between its arrival and when I had to send a PR with 6.10 material. Right now it is the merge window, so there's nothing that can be done here til that ends. Cheers, Conor.
Attachment:
signature.asc
Description: PGP signature
