[PATCH 0/3] Enable myphy28lp support

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 




The goal of this series is to enable the support of MiPHY28lp Generic PHY.

The first patch is to update miphy28lp phy driver to access sysconfig register
offsets via syscfg dt property. It's based on Arnds review comments here
https://lkml.org/lkml/2014/11/13/161
I have updated the miphy28lp phy driver same way as Peter's implementation.

Gabriel Fernandez (3):
  phy: miphy28lp: Pass sysconfig register offsets via syscfg dt
    property.
  ARM: DT: STi: STiH407: Add DT node for MiPHY28lp
  ARM: multi_v7_defconfig: Enable MiPHY28lp - ST's Generic (SATA, PCIe &
    USB3) PHY

 .../devicetree/bindings/phy/phy-miphy28lp.txt      | 43 ++++++---------
 arch/arm/boot/dts/stih407-family.dtsi              | 53 +++++++++++++++++++
 arch/arm/boot/dts/stihxxx-b2120.dtsi               | 11 ++++
 arch/arm/configs/multi_v7_defconfig                |  1 +
 drivers/phy/phy-miphy28lp.c                        | 61 ++++++++++++----------
 5 files changed, 113 insertions(+), 56 deletions(-)

-- 
1.9.1

--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html



[Index of Archives]     [Device Tree Compilter]     [Device Tree Spec]     [Linux Driver Backports]     [Video for Linux]     [Linux USB Devel]     [Linux PCI Devel]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [XFree86]     [Yosemite Backpacking]
  Powered by Linux