On Wed, Nov 22, 2023 at 08:12:31PM +0800, Yu Chien Peter Lin wrote:
> Document the ISA string for T-Head performance monitor extension
> which provides counter overflow interrupt mechanism.
>
> Signed-off-by: Yu Chien Peter Lin <peterlin@xxxxxxxxxxxxx>
> ---
> Changes v2 -> v3:
> - New patch
> Changes v3 -> v4:
> - No change
> ---
> Documentation/devicetree/bindings/riscv/extensions.yaml | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Documentation/devicetree/bindings/riscv/extensions.yaml
> index c91ab0e46648..694efaea8fce 100644
> --- a/Documentation/devicetree/bindings/riscv/extensions.yaml
> +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml
> @@ -258,5 +258,11 @@ properties:
> in commit 2e5236 ("Ztso is now ratified.") of the
> riscv-isa-manual.
>
> + - const: xtheadpmu
> + description:
> + The T-Head performance monitor extension for counter overflow. For more
> + details, see the chapter 12 in the Xuantie C906 user manual.
> + https://github.com/T-head-Semi/openc906/tree/main/doc
I'm pretty sure that I asked on the previous revision for you to
identify a specific revision of this document.
Cheers,
Conor.
Attachment:
signature.asc
Description: PGP signature
