On Thu, Nov 23, 2023 at 12:43:35AM +0530, Krishna Kurapati wrote: > The high speed related interrupts present on QC targets are as follows: > > dp/dm Irq's > These IRQ's directly reflect changes on the DP/DM pads of the SoC. These > are used as wakeup interrupts only on SoCs with non-QUSBb2 targets with > exception of SDM670/SDM845/SM6350. > > qusb2_phy irq > SoCs with QUSB2 PHY do not have separate DP/DM IRQs and expose only a > single IRQ whose behavior can be modified by the QUSB2PHY_INTR_CTRL > register. The required DPSE/DMSE configuration is done in > QUSB2PHY_INTR_CTRL register of phy address space. > > hs_phy_irq > This is completely different from the above two and is present on all > targets with exception of a few IPQ ones. The interrupt is not enabled by > default and its functionality is mutually exclusive of qusb2_phy on QUSB > targets and DP/DM on femto phy targets. > > The DTs of several QUSB2 PHY based SoCs incorrectly define "hs_phy_irq" > when they should have been "qusb2_phy_irq". On Femto phy targets, the > "hs_phy_irq" mentioned is either the actual "hs_phy_irq" or "pwr_event", > neither of which would never be triggered directly are non-functional > currently. The implementation tries to clean up this issue by addressing > the discrepencies involved and fixing the hs_phy_irq's in respective DT's. Thanks for sorting this out. It seems like we have a few combinations of these interrupts and we should probably try to define the order for these once and for all and update the current devicetrees to match (even if it means adding new interrupts in the middle). Instead of adding separate compatibles for the controllers without SS support, I suggest keeping that interrupt last as an optional one. But IIUC we essentially have something like: qusb2-: - const: qusb2_phy - const: pwr_event - const: ss_phy_irq (optional) qusb2: - const: hs_phy_irq - const: qusb2_phy - const: pwr_event - const: ss_phy_irq (optional) qusb2+: - const: hs_phy_irq - const: qusb2_phy - const: dp_hs_phy_irq - const: dm_hs_phy_irq - const: pwr_event - const: ss_phy_irq (optional) femto-: - const: dp_hs_phy_irq - const: dm_hs_phy_irq - const: pwr_event - const: ss_phy_irq (optional) femto: - const: hs_phy_irq - const: dp_hs_phy_irq - const: dm_hs_phy_irq - const: pwr_event - const: ss_phy_irq (optional) Does this look like it would cover all of our currents SoCs? Do all of them have the pwr_event interrupt? Note that DP comes before DM above as that seems like the natural order of these (plus before minus). Now if the HS interrupt is truly unusable, I guess we can consider dropping it throughout and the above becomes just three permutations instead, which can even be expressed along the lines of: - anyOf: - items: - const: qusb2_phy - items: - const: dp_hs_phy_irq - const: dm_hs_phy_irq - const: pwr_event - const: ss_phy_irq (optional) Johan
