On Wed, Nov 01, 2023 at 10:43:02AM -0400, Hugo Villeneuve wrote: > From: Hugo Villeneuve <hvilleneuve@xxxxxxxxxxxx> > > The RVE gateway board is based on a Variscite VAR-SOM-NANO, > with a NXP MX8MN nano CPU. > > Signed-off-by: Hugo Villeneuve <hvilleneuve@xxxxxxxxxxxx> > --- > .../devicetree/bindings/arm/fsl.yaml | 1 + > MAINTAINERS | 7 + > arch/arm64/boot/dts/freescale/Makefile | 1 + > .../boot/dts/freescale/imx8mn-rve-gateway.dts | 296 ++++++++++++++++++ > 4 files changed, 305 insertions(+) > create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-rve-gateway.dts > > diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation/devicetree/bindings/arm/fsl.yaml > index 9450b2c8a678..a1028fe8ed02 100644 > --- a/Documentation/devicetree/bindings/arm/fsl.yaml > +++ b/Documentation/devicetree/bindings/arm/fsl.yaml > @@ -1007,6 +1007,7 @@ properties: > - fsl,imx8mn-ddr4-evk # i.MX8MN DDR4 EVK Board > - fsl,imx8mn-evk # i.MX8MN LPDDR4 EVK Board > - gw,imx8mn-gw7902 # i.MX8MM Gateworks Board > + - rve,rve-gateway # i.MX8MN RVE Gateway Board > - const: fsl,imx8mn Changes to dt-bindings should be in their own patch. Did checkpatch not whinge about this? Cheers, Conor.
Attachment:
signature.asc
Description: PGP signature
