This patch series adds the SiFive Private L2 cache controller driver and Performance Monitoring Unit (PMU) driver. The Private L2 cache communicates with both the upstream L1 caches and downstream L3 cache or memory, enabling a high- performance cache subsystem. It is also responsible for managing requests from the L1 instruction and data caches of the core. The Private L2 Performance Monitoring Unit (PMU) consists of a set of event-programmable counters and their event selector registers. The registers are available to control the behavior of the counters. Eric Lin (2): soc: sifive: Add SiFive private L2 cache support dt-bindings: riscv: sifive: Add SiFive Private L2 cache controller Greentime Hu (1): soc: sifive: Add SiFive private L2 cache PMU driver .../bindings/riscv/sifive,pL2Cache0.yaml | 81 +++ drivers/soc/sifive/Kconfig | 17 + drivers/soc/sifive/Makefile | 2 + drivers/soc/sifive/sifive_pl2.h | 45 ++ drivers/soc/sifive/sifive_pl2_cache.c | 218 ++++++ drivers/soc/sifive/sifive_pl2_pmu.c | 669 ++++++++++++++++++ include/linux/cpuhotplug.h | 2 + 7 files changed, 1034 insertions(+) create mode 100644 Documentation/devicetree/bindings/riscv/sifive,pL2Cache0.yaml create mode 100644 drivers/soc/sifive/sifive_pl2.h create mode 100644 drivers/soc/sifive/sifive_pl2_cache.c create mode 100644 drivers/soc/sifive/sifive_pl2_pmu.c -- 2.40.1
