On Mon, Apr 03, 2023 at 09:39:00AM +0800, Changhuang Liang wrote:
> On 2023/3/31 21:52, Vinod Koul wrote:
> > On 21-03-23, 14:08, Changhuang Liang wrote:
> >> On 2023/3/20 20:37, Vinod Koul wrote:
> >>> On 22-02-23, 17:59, Changhuang Liang wrote:
> >>>> [...]
> >>>> +static const struct regval_t stf_dphy_init_list[] = {
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(4), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(8), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(12), 0x0000fff0 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(16), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(20), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(24), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(28), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(32), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(36), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(40), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(40), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(48), 0x24000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(52), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(56), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(60), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(64), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(68), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(72), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(76), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(80), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(84), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(88), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(92), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(96), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(100), 0x02000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(104), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(108), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(112), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(116), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(120), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(124), 0x0000000c },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(128), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(132), 0xcc500000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(136), 0x000000cc },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(140), 0x00000000 },
> >>>> + { STF_DPHY_APBCFGSAIF__SYSCFG(144), 0x00000000 },
> >>>> +};
> >>>> +
> >>>> +static int stf_dphy_configure(struct phy *phy, union phy_configure_opts *opts)
> >>>> +{
> >>>> + struct stf_dphy *dphy = phy_get_drvdata(phy);
> >>>> + int map[6] = {4, 0, 1, 2, 3, 5};
> >>>
> >>> what does this mean?
> >>
> >> This is the physical lane and logical lane mapping table, should I add a note for it?
> >
> > Yes please. Also will the mapping be always static or ever change?
> >
>
> The mapping is always static on the visionfive2 single board computer.
> Thanks for your comments.
What about other boards featuring a JH7110?
Attachment:
signature.asc
Description: PGP signature
