-Support uart peripheral in Xilinx Versal SOC. Add parameter reg-io-width. Add the dt-binding for the same v2: Update the commit message to reflect the AXI limitation. v3: Add reg-io-width. v4: Fix the binding comments Shubhrajyoti Datta (2): dt-bindings: serial: pl011: Add a reg-io-width parameter serial: pl011: Add reg-io-width parameters .../devicetree/bindings/serial/pl011.yaml | 6 ++++++ drivers/tty/serial/amba-pl011.c | 16 ++++++++++++++++ 2 files changed, 22 insertions(+) -- 2.17.1