Re: [PATCH v1 1/2] arm64: dts: imx8mm-verdin: update CAN clock to 40MHz

[Marcel Ziswiler <marcel.ziswiler@xxxxxxxxxxx>]

On Fri, 2022-07-08 at 14:42 +0200, Andrejs Cainikovs wrote:
> Update SPI CAN controller clock to match current hardware design.
> 
> Signed-off-by: Andrejs Cainikovs <andrejs.cainikovs@xxxxxxxxxxx>

Acked-by: Marcel Ziswiler <marcel.ziswiler@xxxxxxxxxxx>

> ---
>  arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi | 6 +++---
>  1 file changed, 3 insertions(+), 3 deletions(-)
> 
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-
> verdin.dtsi
> index eafa88d980b3..2841c6bfe3a9 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi
> @@ -32,10 +32,10 @@ backlight: backlight {
>         };
>  
>         /* Fixed clock dedicated to SPI CAN controller */
> -       clk20m: oscillator {
> +       clk40m: oscillator {
>                 compatible = "fixed-clock";
>                 #clock-cells = <0>;
> -               clock-frequency = <20000000>;
> +               clock-frequency = <40000000>;
>         };
>  
>         gpio-keys {
> @@ -194,7 +194,7 @@ &ecspi3 {
>  
>         can1: can@0 {
>                 compatible = "microchip,mcp251xfd";
> -               clocks = <&clk20m>;
> +               clocks = <&clk40m>;
>                 interrupts-extended = <&gpio1 6 IRQ_TYPE_EDGE_FALLING>;
>                 pinctrl-names = "default";
>                 pinctrl-0 = <&pinctrl_can1_int>;