Hi Peter, Thanks for the reply! (More below.) On Mon, Feb 28, 2022 at 01:54:09PM PST, Peter Rosin wrote:
On 2022-02-01 01:18, Zev Weiss wrote:Hello, This series adds support for a new pca9541 device-tree property ("release-delay-us"), which delays releasing ownership of the bus after a transaction for a configurable duration, anticipating that another transaction may follow shortly. By avoiding a release/reacquisition between transactions, this can provide a substantial performance improvement for back-to-back operations -- on a Delta AHE-50DC (ASPEED AST1250) system running OpenBMC with dozens of LM25066 PMICs on PCA9541-arbitrated busses, a setting of 10000 (10 ms) reduces the median latency the psusensor daemon's hwmon sysfs file reads from 2.28 ms to 0.99 ms (a 57% improvement).Hi! Sorry for the late reply. It seems I'm forever swamped... There is a risk with this scheme. If you have two (or more) of these chips on the same bus, and there are clients behind these two chips that have the same address, accesses to one of the clients might "leak through" the other arb to an unexpected client when its arb is in it's release-delay state. In other words, it is no coincidence that the segment lock is held over the whole acquire-access-release cycle.
That's not a scenario I had considered, but I think I see what you're saying. Just to make sure I'm understanding correctly, the problematic situation you're describing would involve multiple (sibling, not parent/child cascaded) arbiters at distinct addresses on the same (master-side) bus, in effect acting as a sort of "distributed mux" in addition to arbitrating between multiple attached masters? (So kind of an M-to-N arrangement between M masters and N busses.)
In which case if more than one of the arbiters had their downstream busses simultaneously connected to the same master (as could result if one were still connected due to a delayed release while the master had already started a subsequent transaction via another arbiter), the resulting "combined" bus could end up with address collisions between devices downstream of the arbiters if there are common addresses in use between the downstream busses.
Sure, you can always say "don't add a release-delay when ...", but I see no such documentation.
Assuming I haven't misunderstood the above, would expanding the description of the property in the DT binding like so be sufficient?
- release-delay-us: the number of microseconds to delay before releasing the bus after a transaction. If unspecified the default is zero (the bus is released immediately). Non-zero values can reduce arbitration overhead for back-to-back transactions, at the cost of delaying the other master's access to the bus. If this property is employed on hardware with multiple parallel (not cascaded) arbiters selecting between multiple downstream busses, address conflicts can occur if a device on one of the downstream busses uses the same address as a device on another downstream bus. This property should thus only be used if either (a) there is only one arbiter on the bus, (b) multiple arbiters are strictly cascaded to a single downstream bus, or (c) all of the devices on all downstream busses use addresses that are unique across all of those busses. If so I'll send a v3 with that change shortly. Thanks, Zev
