Quoting Daniel Mack (2022-01-25 01:33:30) > This mode allows the PLL to maintain lock even when CLK_IN has > missing pulses for up to 20 ms. > > Signed-off-by: Daniel Mack <daniel@xxxxxxxxxx> > Acked-by: Rob Herring <robh@xxxxxxxxxx> > --- Applied to clk-next