On Fri, Dec 10, 2021 at 1:41 PM 呂芳騰 <wellslutw@xxxxxxxxx> wrote: > SP7021 has 99 digital GPIO pins which are numbered from > GPIO 0 to 98. All are multiplexed with some special function > pins. There are 3 types special function pins: > > (1) function-pins: > For example, if control-field SPI_FLASH_SEL is set to 1, > GPIO 83, 84, 86 and 87 will be pins of SPI-NOR flash. > If it is set to 2, GPIO 76, 78, 79 and 81 will be pins of > SPI-NOR flash. > > For example 2, if control-bit UA0_SEL is set to 1, > GPIO 88 and 89 will be TX and RX pins of UART_0 > (UART channel 0). > > For example 3, if control-bit EMMC_SEL is set to 1, > GPIO 72, 73, 74, 75, 76, 77, 78, 79, 80, 81 will be > pins of an eMMC device. > > The driver defines properties "function" and "groups" > to select this kind of pins-function. > > (2) fully pin-mux pins: > GPIO 8 to 71 are 'fully pin-mux' pins. > Pins of peripherals of SP7021 (ex: UART_1, UART_2, > UART_3, UART_4, I2C_0, I2C_1, ..., SPI_0, SPI_1, ... > GPIO_INT0, GPIO_INT1, .., RMII_of_Ethernet, and etc.) > can be set to any pins of fully pin-mux pins. > > EX1 (UART channel 1): > If control-field UA1_TX_SEL is set to 3, TX pin of > UART_1 will be routed to GPIO 10 (3 - 1 + 8 = 10) > If control-field UA1_RX_SEL is set to 4, RX pin of > UART_1 will be routed to GPIO 11 (4 - 1 + 8 = 11) > If control-field UA1_RTS_SEL is set to 5, RTS pin of > UART_1 will be routed to GPIO 12 (5 - 1 + 8 = 12) > If control-field UA1_CTS_SEL is set to 6, CTS pin of > UART_1 will be routed to GPIO 13 (6 - 1 + 8 = 13) > > EX2 (I2C channel 0): > If control-field I2C0_CLK_SEL is set to 20, CLK pin > of I2C_0 will be routed to GPIO 27 (20 - 1 + 8 = 27) > If control-field I2C0_DATA_SEL is set to 21, DATA pin > of I2C_0 will be routed to GPIO 28 (21 - 1 + 9 = 28) > > Totally, SP7021 has 120 peripheral pins. The > peripheral pins can be routed to any of 64 'fully > pin-mux' pins. So total combinations are: > 120 x 64 = 7680 > This is why we cannot enumerate all combinations. Please copy some version of the above into the top level description in the bindings. People writing DTS files need to know what they are doing and why this looks so funny and if the explanation is right there in the bindings document, that is helpful. This is pretty cool. It is what is called a "phone exchange mux", (anyone can call any number) which is a type that the pin control subsystem simply assumed did not exist because it would take up a lot of silicon space. But here it is. So: >> > + properties: >> > + pins: >> > + description: | >> > + Define pins which are used by pinctrl node's client device. >> (...) >> > + $ref: /schemas/types.yaml#/definitions/uint32-array >> >> Why can this not $ref the standard binings in >> Documentation/devicetree/bindings/pinctrl/pinmux-node.yaml If this does not conform with the standard definition of pins from pinmux-node.yaml then you need to vendor prefix them, this will then be something like sunplus,pins. Yours, Linus Walleij
