On 06/25/2014 06:06 PM, Andrew Bresticker wrote:
> On Wed, Jun 25, 2014 at 3:37 PM, Stephen Warren <swarren@xxxxxxxxxxxxx> wrote:
>> On 06/18/2014 12:16 AM, Andrew Bresticker wrote:
>>> Add support for the on-chip XHCI host controller present on Tegra SoCs.
>>>
>>> The driver is currently very basic: it loads the controller with its
>>> firmware, starts the controller, and is able to service messages sent
>>> by the controller's firmware. The hardware supports device mode as
>>> well as runtime power-gating, but support for these is not yet
>>> implemented here.
>>> diff --git a/drivers/usb/host/xhci-tegra.c b/drivers/usb/host/xhci-tegra.c
>>> +static int tegra_xhci_set_ss_clk(struct tegra_xhci_hcd *tegra,
>>> + unsigned long rate)
>>
>>> + switch (rate) {
>>> + case TEGRA_XHCI_SS_CLK_HIGH_SPEED:
>>> + /* Reparent to PLLU_480M. Set div first to avoid overclocking */
>>> + old_parent_rate = clk_get_rate(clk_get_parent(clk));
>>> + new_parent_rate = clk_get_rate(tegra->pll_u_480m);
>>> + div = new_parent_rate / rate;
>>> + ret = clk_set_rate(clk, old_parent_rate / div);
>>> + if (ret)
>>> + return ret;
>>> + ret = clk_set_parent(clk, tegra->pll_u_480m);
>>> + if (ret)
>>> + return ret;
>>
>> Don't you need to call clk_set_rate() again after reparenting, since the
>> divisor will be different, and the rounding too.
>
> Nope, the divider we set before remains in-tact after clk_set_parent().
Oh I see, the clk_set_rate() call is setting up div so it's appropriate
after the new parent is selected.
Wouldn't it be better to just stop the clock, assert reset, reparent the
clock, and then set the desired rate directly?
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
