Re: [PATCH 12/14] clk: renesas: cpg-mssr: Add r8a774e1 support

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi Prabhakar,

On Tue, Jul 7, 2020 at 6:18 PM Lad Prabhakar
<prabhakar.mahadev-lad.rj@xxxxxxxxxxxxxx> wrote:
> From: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@xxxxxxxxxxxxxx>
>
> Add support for the RZ/G2H (R8A774E1) SoC to the Renesas Clock
> Pulse Generator / Module Standby and Software Reset driver.
>
> Signed-off-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@xxxxxxxxxxxxxx>
> Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@xxxxxxxxxxxxxx>

Reviewed-by: Geert Uytterhoeven <geert+renesas@xxxxxxxxx>
i.e. will queue in clk-renesas-for-v5.9.

> --- /dev/null
> +++ b/drivers/clk/renesas/r8a774e1-cpg-mssr.c

> +static const unsigned int r8a774e1_crit_mod_clks[] __initconst = {

As per commit f23f1101ad0ef1ac ("clk: renesas: rcar-gen3: Mark RWDT
clocks as critical"), I'll add a line

    MOD_CLK_ID(402),        /* RWDT */

while applying.

> +       MOD_CLK_ID(408),        /* INTC-AP (GIC) */
> +};

Gr{oetje,eeting}s,

                        Geert

-- 
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@xxxxxxxxxxxxxx

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds



[Index of Archives]     [Device Tree Compilter]     [Device Tree Spec]     [Linux Driver Backports]     [Video for Linux]     [Linux USB Devel]     [Linux PCI Devel]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [XFree86]     [Yosemite Backpacking]


  Powered by Linux