Add iso and misc IRQ mux DT nodes for the Realtek RTD1195 SoC.
Update the UART DT nodes with interrupts from those muxes,
so that UART0 can be used without earlycon.
Signed-off-by: Andreas Färber <afaerber@xxxxxxx>
---
v4: New
arch/arm/boot/dts/rtd1195.dtsi | 20 ++++++++++++++++++++
1 file changed, 20 insertions(+)
diff --git a/arch/arm/boot/dts/rtd1195.dtsi b/arch/arm/boot/dts/rtd1195.dtsi
index db1171c5adfa..ee7761ae4ee0 100644
--- a/arch/arm/boot/dts/rtd1195.dtsi
+++ b/arch/arm/boot/dts/rtd1195.dtsi
@@ -118,6 +118,14 @@
#reset-cells = <1>;
};
+ iso_irq_mux: interrupt-controller@7000 {
+ compatible = "realtek,rtd1195-iso-irq-mux";
+ reg = <0x7000 0x100>;
+ interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-controller;
+ #interrupt-cells = <1>;
+ };
+
iso_reset: reset-controller@7088 {
compatible = "snps,dw-low-reset";
reg = <0x7088 0x4>;
@@ -137,6 +145,8 @@
reg-io-width = <4>;
resets = <&iso_reset RTD1195_ISO_RSTN_UR0>;
clock-frequency = <27000000>;
+ interrupt-parent = <&iso_irq_mux>;
+ interrupts = <2>;
status = "disabled";
};
@@ -145,6 +155,14 @@
reg = <0x1a200 0x8>;
};
+ misc_irq_mux: interrupt-controller@1b000 {
+ compatible = "realtek,rtd1195-misc-irq-mux";
+ reg = <0x1b000 0x100>;
+ interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-controller;
+ #interrupt-cells = <1>;
+ };
+
uart1: serial@1b200 {
compatible = "snps,dw-apb-uart";
reg = <0x1b200 0x100>;
@@ -152,6 +170,8 @@
reg-io-width = <4>;
resets = <&reset2 RTD1195_RSTN_UR1>;
clock-frequency = <27000000>;
+ interrupt-parent = <&misc_irq_mux>;
+ interrupts = <3>;
status = "disabled";
};
};
--
2.16.4
