On 29/08/2019 20:35, Anand Moon wrote: > Hi Neil, > > On Thu, 29 Aug 2019 at 13:58, Neil Armstrong <narmstrong@xxxxxxxxxxxx> wrote: >> >> On 28/08/2019 22:27, Anand Moon wrote: >>> Below small changes help re-configure or fix missing inter linking >>> of regulator node. >>> >>> Changes based top on my prevoius series. >> >> For the serie: >> Reviewed-by: Neil Armstrong <narmstrong@xxxxxxxxxxxx> >> > > Thanks for your review. > >>> >>> [0] https://patchwork.kernel.org/cover/11113091/ >>> >>> TOOD: Add support for DVFS GXBB odroid board in next series. >> >> I'm curious how you will do this ! > > I was just studying you previous series on how you have implemented > this feature for C1, N2 and VIM3 boards. > > [0] https://patchwork.kernel.org/cover/11114125/ > > I started gathering key inputs needed for this ie *clk / pwm* > like VDDCPU and VDDE clk changes. > > But it looks like of the complex clk framework needed, so I leave this to the > expert like your team of developers to do this much quick and efficiently. On GXBB, GXL, GXM and AXG SoCs, CPU Frequency setting and PWM Regulator setup is done by the SCPI Co-processor via the SCPI protocol. Thus, we should not handle it from Linux, and even if we could, we don't have the registers documentation of the CPU clusters clock tree. SCPI works fine on all tested devices, except Odroid-C2, because Hardkernel left the > 1.5GHz freq in the initial SCPI tables loaded by the BL2, i.e. packed with U-Boot. Nowadays they have removed the bad frequencies, but still some devices uses the old bootloader. But in the SCPI case we trust the table returned by the firmware and use it as-in, and there is no (simple ?) way to override the table and set a max frequency. This is why we disabled SCPI. See https://patchwork.kernel.org/patch/9500175/ Neil > > Best Regards, > -Anand >
