On Thu, Jul 18, 2019 at 02:44:56AM +0300, Dmitry Osipenko wrote: > > > > dependencies I am referring are dfll_ref, dfll_soc, and DVFS peripheral > > clocks which need to be restored prior to DFLL reinit. > > Okay, but that shouldn't be a problem if clock dependencies are set up > properly. > > >>> reverse list order during restore might not work as all other clocks are > >>> in proper order no with any ref clocks for plls getting restored prior > >>> to their clients > >> Why? The ref clocks should be registered first and be the roots for PLLs > >> and the rest. If it's not currently the case, then this need to be > >> fixed. You need to ensure that each clock is modeled properly. If some > >> child clock really depends on multiple parents, then the parents need to > >> in the correct order or CCF need to be taught about such > >> multi-dependencies. > >> > >> If some required feature is missed, then you have to implement it > >> properly and for all, that's how things are done in upstream. Sometimes > >> it's quite a lot of extra work that everyone are benefiting from in > >> the end. > >> > >> [snip] > > > > Yes, we should register ref/parents before their clients. > > > > cclk_g clk is registered last after all pll and peripheral clocks are > > registers during clock init. > > > > dfllCPU_out clk is registered later during dfll-fcpu driver probe and > > gets added to the clock list. > > > > Probably the issue seems to be not linking dfll_ref and dfll_soc > > dependencies for dfllCPU_out thru clock list. > > > > clk-dfll driver during dfll_init_clks gets ref_clk and soc_clk reference > > thru DT. The dfll does not have any parents. It has some clocks which are needed for the logic part of the dfll to function, but there's no parent clock as such unlike for peripheral clocks or PLLs where the parent is at least used as a reference. The I2C controller of the DFLL shares the lines with a normal I2C controller using some arbitration logic. That logic only works if the clock for the normal I2C controller is enabled. So you need probably 3 clocks enabled to initialize the dfll in that case. I don't think it makes sense to add complicated logic to the clock core to deal with this rather strange case. To me it makes more sense to use pmops and open code the sequence there. Peter.
