Re: [PATCH v2 0/7] IP101GR: devicetree based configuration of SEL_INTR32

[David Miller <davem@xxxxxxxxxxxxx>]

From: Martin Blumenstingl <martin.blumenstingl@xxxxxxxxxxxxxx>
Date: Sun, 18 Nov 2018 22:23:52 +0100

> The IP101GR is a 32-pin QFN package variant of the IP101G/IP101GA
> Ethernet PHY. Due to it's limited amount of pins the RXER (receive
> error) and INTR32 (interrupt) functions share pin 21.
 ...

Series applied to net-next, thank you.