On 03/07/2014 03:59 PM, Tero Kristo wrote:
> On 03/07/2014 03:09 PM, Roger Quadros wrote:
>> This clock gate description was missing in older Reference manuals.
>> It is present on the SoC to provide 960MHz reference clock to the
>> internal USB PHYs.
>
> Can you provide a document reference here?
>
Unfortunately it hasn't yet been included in the TRM.
I have the internal defect ID but I don't think it makes any sense here.
DRA7xx-TRMINC00203
cheers,
-roger
>
>>
>> Use l3init_960m_gfclk as parent of usb_otg_ss1_refclk960m and
>> usb_otg_ss2_refclk960m.
>>
>> CC: Tero Kristo <t-kristo@xxxxxx>
>> Signed-off-by: Roger Quadros <rogerq@xxxxxx>
>> ---
>> arch/arm/boot/dts/dra7xx-clocks.dtsi | 12 ++++++++++--
>> 1 file changed, 10 insertions(+), 2 deletions(-)
>>
>> diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi
>> index e96da9a..b8d3a9d 100644
>> --- a/arch/arm/boot/dts/dra7xx-clocks.dtsi
>> +++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi
>> @@ -1386,6 +1386,14 @@
>> ti,dividers = <1>, <8>;
>> };
>>
>> + l3init_960m_gfclk: l3init_960m_gfclk {
>> + #clock-cells = <0>;
>> + compatible = "ti,gate-clock";
>> + clocks = <&dpll_usb_clkdcoldo>;
>> + ti,bit-shift = <8>;
>> + reg = <0x06c0>;
>> + };
>> +
>> dss_32khz_clk: dss_32khz_clk {
>> #clock-cells = <0>;
>> compatible = "ti,gate-clock";
>> @@ -1533,7 +1541,7 @@
>> usb_otg_ss1_refclk960m: usb_otg_ss1_refclk960m {
>> #clock-cells = <0>;
>> compatible = "ti,gate-clock";
>> - clocks = <&dpll_usb_clkdcoldo>;
>> + clocks = <&l3init_960m_gfclk>;
>> ti,bit-shift = <8>;
>> reg = <0x13f0>;
>> };
>> @@ -1541,7 +1549,7 @@
>> usb_otg_ss2_refclk960m: usb_otg_ss2_refclk960m {
>> #clock-cells = <0>;
>> compatible = "ti,gate-clock";
>> - clocks = <&dpll_usb_clkdcoldo>;
>> + clocks = <&l3init_960m_gfclk>;
>> ti,bit-shift = <8>;
>> reg = <0x1340>;
>> };
>>
>
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
