On 4.4.2018 08:56, Michal Simek wrote:
> On 28.3.2018 16:17, Anton Gerasimov wrote:
>> Add a dts for MYIR Z-turn board and respective target in Makefile.
>>
>> Signed-off-by: Anton Gerasimov <tossel@xxxxxxxxx>
>> ---
>> arch/arm/boot/dts/Makefile | 1 +
>> arch/arm/boot/dts/zynq-zturn.dts | 124 +++++++++++++++++++++++++++++++++++++++
>> 2 files changed, 125 insertions(+)
>> create mode 100644 arch/arm/boot/dts/zynq-zturn.dts
>>
>> diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
>> index ade7a38543dc..4daa7d5d4db4 100644
>> --- a/arch/arm/boot/dts/Makefile
>> +++ b/arch/arm/boot/dts/Makefile
>> @@ -1067,6 +1067,7 @@ dtb-$(CONFIG_ARCH_ZYNQ) += \
>> zynq-zc702.dtb \
>> zynq-zc706.dtb \
>> zynq-zed.dtb \
>> + zynq-zturn.dtb \
>> zynq-zybo.dtb
>> dtb-$(CONFIG_MACH_ARMADA_370) += \
>> armada-370-db.dtb \
>> diff --git a/arch/arm/boot/dts/zynq-zturn.dts b/arch/arm/boot/dts/zynq-zturn.dts
>> new file mode 100644
>> index 000000000000..8aa384b59b7f
>> --- /dev/null
>> +++ b/arch/arm/boot/dts/zynq-zturn.dts
>> @@ -0,0 +1,124 @@
>> +// SPDX-License-Identifier: GPL-2.0
>> +/*
>> + * Copyright (C) 2015 Andrea Merello <adnrea.merello@xxxxxxxxx>
>> + * Copyright (C) 2017 Alexander Graf <agraf@xxxxxxx>
>> + *
>> + * Based on zynq-zed.dts which is:
>> + * Copyright (C) 2011 - 2014 Xilinx
>> + * Copyright (C) 2012 National Instruments Corp.
>> + *
>> + */
>> +
>> +/dts-v1/;
>> +/include/ "zynq-7000.dtsi"
>> +
>> +/ {
>> + model = "Zynq Z-Turn MYIR Board";
>> + compatible = "myir,zynq-zturn", "xlnx,zynq-7000";
>> +
>> + aliases {
>> + ethernet0 = &gem0;
>> + serial0 = &uart1;
>> + serial1 = &uart0;
>> + mmc0 = &sdhci0;
>> + };
>> +
>> + memory@0 {
>> + device_type = "memory";
>> + reg = <0x0 0x40000000>;
>> + };
>> +
>> + chosen {
>> + stdout-path = "serial0:115200n8";
>> + };
>> +
>> + gpio-leds {
>> + compatible = "gpio-leds";
>> + usr-led1 {
>> + label = "usr-led1";
>> + gpios = <&gpio0 0x0 0x1>;
>> + default-state = "off";
>> + };
>> +
>> + usr-led2 {
>> + label = "usr-led2";
>> + gpios = <&gpio0 0x9 0x1>;
>> + default-state = "off";
>> + };
>> + };
>> +
>> + gpio-keys {
>> + compatible = "gpio-keys";
>> + #address-cells = <1>;
>> + #size-cells = <0>;
>> + autorepeat;
>> + K1 {
>> + label = "K1";
>> + gpios = <&gpio0 0x32 0x1>;
>> + linux,code = <0x66>;
>> + gpio-key,wakeup;
>> + autorepeat;
>> + };
>> + };
>> +};
>> +
>> +&clkc {
>> + ps-clk-frequency = <33333333>;
>> +};
>> +
>> +&qspi {
>> + u-boot,dm-pre-reloc;
>> + status = "okay";
>> +};
>> +
>> +&gem0 {
>> + status = "okay";
>> + phy-mode = "rgmii-id";
>> + phy-handle = <ðernet_phy>;
>> +
>> + ethernet_phy: ethernet-phy@0 {
>> + reg = <0x0>;
>> + };
>> +};
>> +
>> +&sdhci0 {
>> + u-boot,dm-pre-reloc;
>> + status = "okay";
>> +};
>> +
>> +&uart0 {
>> + u-boot,dm-pre-reloc;
>> + status = "okay";
>> +};
>> +
>> +&uart1 {
>> + u-boot,dm-pre-reloc;
>> + status = "okay";
>> +};
>> +
>> +&usb0 {
>> + status = "okay";
>> + dr_mode = "host";
>> +};
>> +
>> +&can0 {
>> + status = "okay";
>> +};
>> +
>> +&i2c0 {
>> + status = "okay";
>> + clock-frequency = <400000>;
>> +
>> + stlm75@49 {
>> + status = "okay";
>> + compatible = "lm75";
>> + reg = <0x49>;
>> + };
>> +
>> + accelerometer@53 {
>> + compatible = "adi,adxl345", "adxl345", "adi,adxl34x", "adxl34x";
>> + reg = <0x53>;
>> + interrupt-parent = <&intc>;
>> + interrupts = <0x0 0x1e 0x4>;
>> + };
>> +};
>>
>
> Thanks for v3 and sync with U-Boot.
>
> Applied.
FYI: I just find out that qspi(mainline linux is missing driver) and
u-boot things shouldn't be here. I have updated this patch before
sending pull request to arm-soc guys.
Thanks,
Michal
--
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP SoCs
Attachment:
signature.asc
Description: OpenPGP digital signature
