On Sat, Jan 06, 2018 at 05:58:40PM +0100, Paul Cercueil wrote: > From: Maarten ter Huurne <maarten@xxxxxxxxxxxxxx> > > On the JZ4750 and later SoCs, channel 1 and 2 operate in a different > way (TCU2 mode) as the other channels. If a TCU2 mode counter is > stopped before its PWM functionality is disabled, the output is not > guaranteed to return to the initial level. > > Signed-off-by: Maarten ter Huurne <maarten@xxxxxxxxxxxxxx> > --- > drivers/pwm/pwm-jz4740.c | 8 +++++++- > 1 file changed, 7 insertions(+), 1 deletion(-) Applied patches 1-4, thanks. Thierry
Attachment:
signature.asc
Description: PGP signature
