On Mon, Dec 18, 2017 at 08:24:21AM +0200, Stefan Mavrodiev wrote: > On 12/15/2017 05:08 PM, Maxime Ripard wrote: > > Hi, > > > > On Thu, Dec 14, 2017 at 08:24:54AM +0200, Stefan Mavrodiev wrote: > > > On 12/13/2017 05:40 PM, Maxime Ripard wrote: > > > > Hi, > > > > > > > > On Wed, Dec 13, 2017 at 09:44:34AM +0200, Stefan Mavrodiev wrote: > > > > > Allwinner A10/A13/A20 SoCs have pinmux for spi0 > > > > > on port C. The patch adds these pins in the respective > > > > > dts includes. > > > > > > > > > > Signed-off-by: Stefan Mavrodiev <stefan@xxxxxxxxxx> > > > > Do you have any boards that are using these? > > > > > > > > We won't merge that patch if there's no users for it. > > > A20-OLinuXino-Lime/Lime2 and A10-OLinuXino-Lime with spi flash. > > > For A13 we still doesn't have that option. > > If this bus is exposed on the headers, you can add those to the DT but > > leave them disabled if you want. Buf if there's no users of those > > nodes, our policy is not to merge them. > > So basically I should resend the patch, enabling the those pins only for > sun4i and sun7i platform? I'm not quite sure what you mean, but you should do something like 77df9d66b0b1ad01c685fd6341ce501493899658 Maxime -- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com
Attachment:
signature.asc
Description: PGP signature
