Re: [PATCH 1/3] irqchip/meson-gpio: add support for Meson8 SoCs

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 




On Mon, Oct 30, 2017 at 12:05:21AM +0100, Martin Blumenstingl wrote:
> Meson8 uses the same GPIO interrupt controller IP block as the other
> Meson SoCs. A total of 134 pins can be spied on, which is the sum of:
> - 22 pins on bank GPIOX
> - 17 pins on bank GPIOY
> - 30 pins on bank GPIODV
> - 10 pins on bank GPIOH
> - 15 pins on bank GPIOZ
> - 7 pins on bank CARD
> - 19 pins on bank BOOT
> - 14 pins in the AO domain
> 
> Signed-off-by: Martin Blumenstingl <martin.blumenstingl@xxxxxxxxxxxxxx>
> ---
>  .../bindings/interrupt-controller/amlogic,meson-gpio-intc.txt        | 1 +
>  drivers/irqchip/irq-meson-gpio.c                                     | 5 +++++
>  2 files changed, 6 insertions(+)

Acked-by: Rob Herring <robh@xxxxxxxxxx>

--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html



[Index of Archives]     [Device Tree Compilter]     [Device Tree Spec]     [Linux Driver Backports]     [Video for Linux]     [Linux USB Devel]     [Linux PCI Devel]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [XFree86]     [Yosemite Backpacking]


  Powered by Linux