Le 22/07/2017 21:19, Martin Blumenstingl a écrit :
> From: Carlo Caione <carlo@xxxxxxxxxx>
>
> Booting the secondary CPU cores involves the following nodes/devices:
> - SCU (Snoop-Control-Unit, for which we already have a DT node)
> - a reset line for each CPU core, provided by the reset-controller
> which is built into the clock-controller
> - the PMU (power management unit) which controls the power of the CPU
> cores
> - a range in the SRAM specifically reserved for booting secondary CPU
> cores
> - the "enable-method" which activates booting the secondary CPU cores
>
> This adds all required nodes and properties to boot the secondary CPU
> cores.
>
> Signed-off-by: Carlo Caione <carlo@xxxxxxxxxx>
> Signed-off-by: Martin Blumenstingl <martin.blumenstingl@xxxxxxxxxxxxxx>
> ---
> arch/arm/boot/dts/meson8b.dtsi | 20 ++++++++++++++++++++
> 1 file changed, 20 insertions(+)
>
> diff --git a/arch/arm/boot/dts/meson8b.dtsi b/arch/arm/boot/dts/meson8b.dtsi
> index bc278da7df0d..c9e74d2fcbdf 100644
> --- a/arch/arm/boot/dts/meson8b.dtsi
> +++ b/arch/arm/boot/dts/meson8b.dtsi
> @@ -59,6 +59,8 @@
> compatible = "arm,cortex-a5";
> next-level-cache = <&L2>;
> reg = <0x200>;
> + enable-method = "amlogic,meson8b-smp";
> + resets = <&clkc RESETID_CPU0_SOFT_RESET>;
> };
>
> cpu@201 {
> @@ -66,6 +68,8 @@
> compatible = "arm,cortex-a5";
> next-level-cache = <&L2>;
> reg = <0x201>;
> + enable-method = "amlogic,meson8b-smp";
> + resets = <&clkc RESETID_CPU1_SOFT_RESET>;
> };
>
> cpu@202 {
> @@ -73,6 +77,8 @@
> compatible = "arm,cortex-a5";
> next-level-cache = <&L2>;
> reg = <0x202>;
> + enable-method = "amlogic,meson8b-smp";
> + resets = <&clkc RESETID_CPU2_SOFT_RESET>;
> };
>
> cpu@203 {
> @@ -80,6 +86,8 @@
> compatible = "arm,cortex-a5";
> next-level-cache = <&L2>;
> reg = <0x203>;
> + enable-method = "amlogic,meson8b-smp";
> + resets = <&clkc RESETID_CPU3_SOFT_RESET>;
> };
> };
>
> @@ -90,6 +98,11 @@
> }; /* end of / */
>
> &aobus {
> + pmu: pmu@e0 {
> + compatible = "amlogic,meson8b-pmu", "syscon";
> + reg = <0xe0 0x18>;
> + };
> +
> pinctrl_aobus: pinctrl@84 {
> compatible = "amlogic,meson8b-aobus-pinctrl";
> reg = <0x84 0xc>;
> @@ -157,6 +170,13 @@
> };
> };
>
> +&ahb_sram {
> + smp-sram@1ff80 {
> + compatible = "amlogic,meson8b-smp-sram";
> + reg = <0x1ff80 0x8>;
> + };
> +};
> +
> ðmac {
> clocks = <&clkc CLKID_ETH>;
> clock-names = "stmmaceth";
>
Reviewed-by: Neil Armstrong <narmstrong@xxxxxxxxxxxx>
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
