Re: [PATCHv2 0/3] Intel FPGA VIP Frame Buffer II DRM Driver

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 




hean.loong.ong@xxxxxxxxx writes:

> From: Ong Hean Loong <hean.loong.ong@xxxxxxxxx>
>
> Hi,
>
> The new Intel Arria10 SOC FPGA devkit has a Display Port IP component 
> which requires a new driver. This is a virtual driver in which the
> FGPA hardware would enable the Display Port based on the information
> and data provided from the DRM frame buffer from the OS. Basically all
> all information with reagrds to resolution and bits per pixel are
> pre-configured on the FPGA design and these information are fed to
> the driver via the device tree information as part of the hardware 
> information.

I started reviewing the code, but I want to make sure I understand
what's going on:

This IP core isn't displaying contents from system memory on some sort
of actual physical display, right?  It's a core that takes some input
video stream (not described in the DT or in this driver) and stores it
to memory?

Attachment: signature.asc
Description: PGP signature


[Index of Archives]     [Device Tree Compilter]     [Device Tree Spec]     [Linux Driver Backports]     [Video for Linux]     [Linux USB Devel]     [Linux PCI Devel]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [XFree86]     [Yosemite Backpacking]
  Powered by Linux