On Mon, Jul 11, 2016 at 12:05:40PM -0700, Tai Nguyen wrote: > In addition to the X-Gene ARM CPU performance monitoring unit (PMU), there > are PMU for the SoC system devices such as L3 cache(s), I/O bridge(s), > memory controller bridges and memory. These PMU devices are loosely > architected to follow the same model as the PMU for ARM cores. You might want to add commit messages to patches 1,2 and 4, but then you can route this via the arm-soc tree. Will -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
