Hi,
On Tue, May 03, 2016 at 08:14:19PM +0300, Priit Laes wrote:
> Enable pll3 and pll7 clocks that are needed by display clocks.
Missing signed-off-by
> ---
> arch/arm/boot/dts/sun7i-a20.dtsi | 41 ++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 41 insertions(+)
>
> diff --git a/arch/arm/boot/dts/sun7i-a20.dtsi b/arch/arm/boot/dts/sun7i-a20.dtsi
> index bf5d056..2688512 100644
> --- a/arch/arm/boot/dts/sun7i-a20.dtsi
> +++ b/arch/arm/boot/dts/sun7i-a20.dtsi
> @@ -187,6 +187,15 @@
> clock-output-names = "osc24M";
> };
>
> + osc3M: osc3M_clk {
> + #clock-cells = <0>;
> + compatible = "fixed-factor-clock";
> + clock-div = <8>;
> + clock-mult = <1>;
> + clocks = <&osc24M>;
> + clock-output-names = "osc3M";
> + };
> +
> osc32k: clk@0 {
> #clock-cells = <0>;
> compatible = "fixed-clock";
> @@ -211,6 +220,22 @@
> "pll2-4x", "pll2-8x";
> };
>
> + pll3: clk@01c20010 {
> + #clock-cells = <0>;
> + compatible = "allwinner,sun4i-a10-pll3-clk";
> + reg = <0x01c20010 0x4>;
> + clock = <&osc3M>;
> + clock-output-names = "pll3";
> +};
The indentation is off.
> +
> + pll3x2: pll3x2_clk {
> + #clock-cells = <0>;
> + compatible = "fixed-factor-clock";
> + clock-div = <1>;
> + clock-mult = <2>;
> + clock-output-names = "pll3-2x";
> + };
> +
> pll4: clk@01c20018 {
> #clock-cells = <0>;
> compatible = "allwinner,sun7i-a20-pll4-clk";
> @@ -236,6 +261,22 @@
> "pll6_div_4";
> };
>
> + pll7: clk@01c20030 {
> + #clock-cells = <0>;
> + compatible = "allwinner,sun4i-a10-pll3-clk";
> + reg = <0x01c20030 0x4>;
> + clock = <&osc3M>;
> + clock-output-names = "pll7";
> +};
Ditto.
Thanks!
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
Attachment:
signature.asc
Description: PGP signature
