Hi Eric,
Am 16.12.2015 um 00:35 schrieb Eric Anholt:
> These will be used for enabling UART1, SPI1, and SPI2.
>
> Signed-off-by: Eric Anholt <eric@xxxxxxxxxx>
> ---
>
> v2: Make the binding cover both the IRQ and clock enable registers.
>
> arch/arm/boot/dts/bcm2835.dtsi | 7 +++++++
> 1 file changed, 7 insertions(+)
>
> diff --git a/arch/arm/boot/dts/bcm2835.dtsi b/arch/arm/boot/dts/bcm2835.dtsi
> index aef64de..a27d40b 100644
> --- a/arch/arm/boot/dts/bcm2835.dtsi
> +++ b/arch/arm/boot/dts/bcm2835.dtsi
> @@ -73,6 +73,13 @@
> clocks = <&clk_osc>;
> };
>
> + aux: aux@0x7e215000 {
> + compatible = "brcm,bcm2835-aux";
> + #clock-cells = <1>;
> + reg = <0x7e215000 0x8>;
> + clocks = <&clocks BCM2835_CLOCK_VPU>;
> + };
> +
just a nit. Since the nodes should be ordered by address this should
better go between|||i2c0 and sdhci.
Thanks
Stefan
|
> rng@7e104000 {
> compatible = "brcm,bcm2835-rng";
> reg = <0x7e104000 0x10>;
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
